verilator / verilator
Verilator open-source SystemVerilog simulator and lint system
See what the GitHub community is most excited about today.
Verilator open-source SystemVerilog simulator and lint system
HW Design Collateral for Caliptra RoT IP
OpenTitan: Open source silicon root of trust
Common SystemVerilog components
HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
VeeR EL2 Core
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
[UNRELEASED] FP div/sqrt unit for transprecision